High-speed, oxide-confined, polyimide-planarized 850 nm vertical-cavity surface emitting lasers (VCSELs) with different aperture sizes were fabricated and characterized. Comprehensive small signal measurements and analysis were conducted. The VCSELs exhibit intrinsic, parasitic and thermal maximum bandwidth limitations of 42.3 GHz, 21.5 GHz and 17.6 GHz, respectively. Devices with a 10 μm oxide aperture exhibited a maximum modulation bandwidth of 15.3 GHz, limited by thermal effects, and a modulation current efficiency factor (MCEF) of 9.2 GHz mA −1/2 . A VCSEL equivalent circuit model which incorporates the frequency dependence of the polyimide dielectric permittivity and loss is presented. A genetic algorithm (GA) was utilized to extract the parasitic circuit elements from measured microwave reflection coefficients (S 11 ) over a frequency range of 50 MHz to 20 GHz for different device sizes at different bias currents. Good agreement between extracted and calculated parasitic circuit element values was obtained. Several modifications to the device's fabrication steps and structure are suggested to further improve the device's output power and modulation bandwidth.
Introduction
The demands for higher data throughput and interconnect densities in high-end computing systems are growing rapidly due to increasing chip speed and larger numbers of processors. However, current PCB technology faces several challenges, such as power consumption and electromagnetic interference. Optical connections will be one of the major alternatives for upgrading connection performance. AlGaAs-based 850 nm vertical-cavity surface emitting lasers (VCSELs) have been widely investigated as light sources for medium-/short-range optical interconnections ranging from the local area networks (LANs) down to the chip-to-chip links due to their low cost and small size, which allow a high-density 2D array, low power consumption, high performance and simple integration with systems. VCSEL modulation bandwidth can be increased by optical injection [1] or external modulation [2] , but direct modulation is particularly attractive to maintain simple electrical, mechanical and optical system interfaces.
The relaxation oscillation frequency and parasitic circuit effects are considered the main factors affecting the VCSEL modulation response [3] .
The intrinsic bandwidths of VCSELs, as demonstrated by analyzing damping in CWdriven devices [4] or time domain relaxation oscillations in gain-switched lasers [5] were 58 GHz and 70 GHz, respectively. However, extrinsic factors including parasitic circuit elements, high junction temperatures and multimode operation have prevented VCSELs from reaching their intrinsic capabilities. Thus, to realize VCSELs with higher modulation bandwidths, these extrinsic limiting factors need to be evaluated for the current structures and reduced in future structures.
Many researchers have reported methods for reducing the parasitic circuit effects such as parasitic resistances and capacitances associated with VCSELs. Various approaches to reduce the VCSEL's series resistances (top and bottom mirrors) and capacitances (junction, oxide and pad) are reported in [3, 4, [6] [7] [8] . Another factor that was observed to limit the maximum bandwidth of VCSELs is the number of transverse modes [9] . Higher modulation bandwidth was obtained from devices that operated in a single mode for an extended range above threshold [4] . While there are many interrelated factors that may contribute to single-mode operation such as current distribution, gain-mode overlap, spatial hole burning and the optical loss of higher order modes, one of the essential VCSEL fabrication parameters that can promote signal-mode operation is oxide aperture diameter, that is, making the active diameter small enough to allow only single-mode operation. Keeping this in mind, and since the laser diode bandwidth varies as (I − I th ) 1/2 , the laser must be biased at a current I several times the threshold current (I th ) in order to reach high frequencies. As a result, the current density (J th ) at which these devices operate is very high given the small oxide aperture needed for single-mode operation, which in turn produces significant junction heating. Recently, researchers have reported other techniques, such as the use of a multi-oxide layer and a micro-machined surface relieved structure [10, 11] , or the incorporation of a photonic crystal pattern with an oxide-confined VCSEL structure [12] .
In this paper, top-emitting, high-speed, oxide-confined, polyimide-planarized 850 nm VCSELs with different oxide aperture sizes were fabricated and characterized. The reported devices incorporate epitaxial mirror designs and ptype substrates for low series resistances [13] as well as photodefinable low-K polyimide for passivation, planarization and parasitic pad capacitance reduction [14] . The intrinsic, thermal and parasitic bandwidth limitations were investigated. Devices with a 10 μm oxide aperture exhibited a maximum thermally limited −3 dB modulation bandwidth of 15.3 GHz at a current density of 6.4 kA cm −2 with an intrinsic bandwidth potential of 42.3 GHz. Such a low current density should improve reliability [15] [16] [17] . A VCSEL equivalent circuit model which includes the frequency dependence of the polyimide dielectric permittivity and loss is presented, while such a dependence was ignored in previously reported VCSEL circuit models [18] . A genetic algorithm (GA) was used to extract the parasitic circuit elements from the measured microwave reflection coefficients.
The VCSEL layer structure and fabrication are reported in section 2, which also presents the basic static laser characteristics.
Section 3 deals with measurements of the small signal modulation response (S 21 ) and microwave reflection coefficients (S 11 ), and determination of the bandwidth limitation mechanism. To further improve the devices' performance, this section along with section 4 also presents several suggested modifications to the presented device's fabrication steps and structure. In section 4, we present an equivalent circuit model for the VCSEL structure, which also includes the parasitic parameter extraction using GA. Finally, section 5 presents summary and conclusions.
Layer structure, fabrication and basic static characteristics
Top-emitting, high-speed, 850 nm VCSEL diodes were fabricated using an epitaxial structure grown on a p-doped substrate [13] by metal-organic chemical vapor deposition (MOCVD). The inverted polarity, i.e. p-type bottom mirror and n-type top mirror, VCSEL configuration permits simple fabrication of common anode VCSEL arrays that can be driven by circuits that employ open collector npn transistors which offer better performance than pnp transistors. Furthermore, placing the n-type mirrors above the active region (quantum wells), where the direction of the current is mainly lateral, reduces the total resistance of VCSELs with annular contacts which improves the device performance in terms of modulation bandwidth, power efficiency and internal heating. The active region consists of three GaAs quantum wells (QWs) with Al 0.2 Ga 0.8 As spacers. The n-mirror above the active region consists of a 25-period, silicon-doped (∼1 × 10 18 cm −3 ) alternating sequence of Al x Ga 1−x As (x = 0.92) and Al y Ga 1−y As (y = 0.16) distributed Bragg reflector (DBR) layers for high optical reflectivity. The carbon-doped (∼1 × 10 18 cm −3 ), 35-period p-mirror below the active region also employs Al x Ga 1−x As/Al y Ga 1−y As DBRs with Al fractions similar to the top n-mirrors except for a single low-index quarter wavelength (λ/4) layer adjacent to the optical cavity with Al 0.98 Ga 0.02 As composition to increase its oxidation rate relative to the other DBR layers. The n-DBR was terminated with a phase-matching heavily doped (∼2 × 10 19 cm −3 ) GaAs layer to reduce the contact resistance.
The detailed processing steps to fabricate the VCSEL of which the cross-section is shown in figure 1 are described as follows. A processing sequence using several photomasks (mesa formation, top and bottom annular contacts, polyimide planarization, metal interconnects) was used to fabricate oxide-confined, polyimide-planarized VCSELs with coplanar wave-guide probe pads. Using a load-locked, chemically assisted ion beam etching (CAIBE) system, fabrication began by etching the surrounding semiconductor into the bottom, p-doped DBRs to form cylindrical (∼5 μm height) post structures with different diameters and exposed side walls for oxidation. Subsequent selective lateral wet oxidation of the high-Al-content Al 0.98 Ga 0.02 As oxidation layer provides current confinement and lateral index guiding to the lasing mode. The sample was oxidized at 440
• C under flowing nitrogen, which bubbled through water at 90
• C [19] resulting in active area (oxide aperture) diameters of 10, 12 and 14 μm for devices with mesa diameters of 31, 33 and 35 μm respectively. To form the annular n-type top contact, a fourlevel Au/Ge/Ni/Au contact was evaporated in sequence using an e-beam evaporator at 10 −6 Torr pressure. Before depositing the bottom annular p-type contact, the sample was soaked in an HCl/H 2 O solution to remove the oxide layer formed on the etched surface during the oxidation process. This step will help reduce the bottom contact ohmic resistance. The BeAu (pre-alloyed)/Ti/Au contact was evaporated onto the partially etched p-DBR bottom mirror to form the p-type bottom contact which is connected to the substrate. Contacts were annealed at 420
• C in a nitrogen (N 2 ) ambient. After contact formation, HD-8000 photo-definable polyimide (cyclic-chain polymers) was used for field insulation and device planarization due to its high inherent thermal stability, and excellent electrical and mechanical properties. One potential disadvantage of polyimide is its moisture absorption [20] .
Utilizing polyimide for planarization offers lower pad capacitance than conventional silicon oxide (SiO 2 , κ = 3.9) or silicon nitride (Si 3 N 4 , κ = 7.5) passivation since it has a relatively low dielectric constant (κ = 3.4) and can readily produce thick layers. In this case, the polyimide was cured by prolonged baking at elevated temperatures in a N 2 ambient as recommended by the manufacturer using a programmable temperaturecontrolled curing furnace which resulted in a thickness of about 5.5 μm. Finally, a 125 μm pitch ground-signal-ground pad configuration of Ti/Au was deposited for metal interconnects and coplanar waveguide probe pads. Here, we present the response for a 10 μm diameter aperture laser, which had the best performance, and occasionally present results for larger diameter aperture devices for comparison where applicable.
DC characteristics of the fabricated VCSELs with different oxide aperture sizes were measured at room temperature using a probe station, a four-channel HP 4145A semiconductor parameter analyzer, and a silicon photodiode with a 100 mm 2 active area and ∼0.6 A W −1 responsivity at 850 nm wavelength. The threshold voltage, threshold current (I th ) and a series resistance (R s ) for VCSELs with a 31 μm mesa diameter and 10 μm diameter oxidation aperture were 1.45 V, 0.9 mA, and 69 , respectively. The maximum slope efficiency (η slope ) above threshold is 0.12 W A −1 with a maximal output optical power of 0.74 mW at I ∼ 17I th = 15 mA after which typical thermal rollover of the output optical power due to local heating is observed. The threshold current and maximum output power increased and R s and η slope decreased with increasing active area diameter. Devices with an active area diameter of 14 μm resulted in an I th , a maximum output power and a series resistance of 1.5 mA, 1.4 mW (at I ∼ 17I th = 25 mA), 50 and 0.11 W A −1 , respectively. (1)).
The low slope efficiency and output power is due to the large number of top n-DBR mirror pairs. In recently reported results [21] , the epitaxial structure with the p-side up was used to fabricate 9 μm aperture VCSELs with a η slope of 0.78 W A −1 and a maximum output optical power of 9 mW. Compared to our design, it is believed that the reduced number of top DBR pairs, the utilization of modulation doping to reduce resistive heating and the incorporation of binary rather than ternary compositions in the bottom DBR to reduce the thermal resistance in [21] lead to better performance including the frequency response which will be discussed in section 3.
Dynamics and bandwidth limitations
The small signal response of the fabricated VCSELs was measured using a probe station equipped with a 20
• C constant temperature stage and high-speed air co-planar microprobe (Cascade Microtech ACP-40), 2 m of the multimode fiber, a NIST-calibrated, high-speed New Focus photodiode and attached New Focus amplifier, an HP 4145 semiconductor parameter analyzer and a calibrated HP8510B vector network analyzer (VNA). The bare-end fiber was actively aligned above the device under test using an x-y-z positioning stage to obtain maximum dc optical power.
The VCSEL's modulation response (S 21 ) and microwave reflection coefficient (S 11 ) were measured at various bias currents (I) over a frequency range up to 20 GHz. S 21 and S 11 measurements were terminated for each device when there was no noticeable increase in the measured 3 dB bandwidth with further increase in I. The modulation response characteristics for a 10 μm diameter aperture laser are presented here. The microwave reflection coefficient results will be reported and discussed in section 4. Figure 2 shows the frequency modulation (intensity modulation) response of a VCSEL with a 10 μm diameter active area at several bias current levels.
The maximum modulation bandwidth (f 3dB ) is 15.3 GHz when biased at I ∼ 5.4I th (5 mA) at room temperature. The maximum bandwidth did not increase with further bias. At smaller bias currents, the device exhibits smaller −3 dB modulation frequencies. Bias currents of 1.1I th (1 mA), 2.2I th (2 mA) and 3.9I th (3.5 mA) yielded −3 dB bandwidths of 3 GHz, 9.7 GHz and 13.3 GHz, respectively. The modulation response curves in figure 2 also reveal that the resonance peaks flattened and broadened with increasing I due to the increase in damping phenomenon [22] . The low bias current densities, such as 6.4 kA cm −2 necessary for the 15.3 GHz bandwidth in the 10 μm active diameter device, should improve reliability as higher current densities increase the VCSEL's internal temperature and accelerate device degradation [15] [16] [17] , respectively. However, at these high current densities, the reliability of VCSELs is limited since the failure rate of VCSELs is proportional to the bias current density squared [18] . More recently, devices reported in [21] demonstrated a modulation bandwidth of 20 GHz at a current density of 11 kA cm −2 . In figure 3 the measured VCSEL's 3 dB modulation frequency as a function of the square root of the current above threshold is shown. At low bias currents, the modulation bandwidth increases in proportion to the square root of the current above threshold as expected from the conventional rate equation analysis. The modulation bandwidth increases steadily to 12.3 GHz when biased at I ∼ 3.3I th (3 mA) for a 10 μm oxide aperture device and then begins to deviate from linearity at high bias currents due to the reduction of the gain and differential gain as a result of device self-heating as will be concluded later in this section.
The modulation current efficiency factor (MCEF), which is related to the fundamental device properties (internal quantum efficiency (η i ), modal volume (V a ), group velocity (v g ) and differential gain (dn/dg)), was determined from the slope of the 3 dB frequency versus (I − I th ) 1/2 (solid line in figure 3 ) MCEF = f 3dB /(I − I th ) 1/2 . The 10 μm active diameter device displayed a MCEF of 9.2 GHz mA −1/2 . Larger devices resulted in lower MCEF, where 12 μm and 14 μm active diameter devices exhibited MCEFs of 6.5 and 5.4 GHz mA −1/2 , respectively. In order to determine which mechanism causes the modulation bandwidth to saturate with further bias (I > 5 mA) as shown in figure 3 , the resonance frequency (f r ), parasitic roll-off frequency (f r ) and damping rate (γ ) were extracted at each bias point by fitting the three-pole transfer function approximation to the measured modulation response [22] :
The first part of equation (1) can be directly derived by smallsignal analysis of the rate equations above threshold, yielding a two-parameter modulation transfer function characterized by f r and γ . The second part of equation (1) models the electrical chip parasitics by a single parasitic pole. The advantage of this procedure, compared to other techniques like the subtraction method [27] , is that parasitics are allowed to vary over bias in this model which is the case in VCSELs. This allows us to estimate the effect of the three different frequency response limiting mechanisms previously reported in a VCSEL [7, 9, 18, 21] : the thermal saturation of the resonance frequency (f 3dB,thermal ), the intrinsic damping of the resonance peak (f 3dB,intrinsic ) and the parasitic-like roll-off (f 3dB,parasitics ). This is carried out by calculating the corresponding 3 dB frequency limits that each of these mechanisms will impose on the modulation bandwidth in the absence of the other two [22, 28] : The damping rate is proportional to the square of the resonance frequency [18] :
where γ o is the damping coefficient offset. The relation expressed in equation (2) assumes that the photon lifetime (τ p ), transport factor (χ ), gain compression factor (ε), v g and dn/dg are all independent of bias current. The K-factor in equation (2), which determines the maximum 3 dB intrinsic modulation bandwidth set by damping in the absence of thermal and parasitic limitations as expressed by equation (3) [22] , is found from the slope of the damping rate plotted against the resonance frequency squared [22] at several bias currents as shown in figure 4 :
This yields a K-factor of K = 0.21 ns which in conjunction with a damping coefficient offset at a zero resonance frequency intercept of γ o = 13 ns corresponds to an intrinsic bandwidth limit of f 3dB,intrinsic = 42.3 GHz (equation (3)). Deviations from expected linearity at low resonance frequencies (i.e. low bias) might be due to the increasing fraction of spontaneous emission into the lasing modes.
The thermal limit to the 3 dB modulation bandwidth is calculated by plotting the extracted values of the resonance frequency against the square root of the bias current above Figure 4 . Damping rate as a function of the resonance frequency squared for a 10 μm active diameter device at different bias currents. Also shown is a linear fit to damping rate data from which the K-factor is realized.
threshold as illustrated in figure 4 , where due to thermal effects, a clear saturation of the resonance frequency with further bias is observed and reaches a maximum value of f r ,max = 11.3 GHz. With no damping and parasitics, the thermally limited modulation bandwidth is given by equation (4) and corresponds to a maximum thermal 3 dB bandwidth limit of f 3dB,thermal = 17.6 GHz [22, 29] :
The maximum extracted parasitic bandwidth limit (f 3dB,parasitic = f p,max ) was found to be 21.5 GHz, which is larger than the calculated electrical RC-limited bandwidth of 13.5 GHz obtained from equivalent circuit analysis as described in section 4, since the intrinsic resonance improves the response at high frequencies. Consequently, a comparison between f 3dB,thermal = 17.6 GHz, f 3dB,intrnsic = 42.3 GHz and f 3dB,parasitic = 21.5 GHz demonstrates that the thermal effects represent the major limitation to the device bandwidth. The combined effect resulted in a maximum measured 3 dB modulation bandwidth of 15.3 GHz. It is believed that the current devices' performance is thermally limited due to the devices' poor heat sinking as a result of using polyimide for mesa wrapping, which has a thermal conductivity of 0.002 W cm −1 K −1 [30] . Wrapping mesas with plated copper, which has a thermal conductivity of 4.01 W cm −1 K −1 , should improve device heat sinking. Furthermore, using the self-aligned process reported in [31] allows smaller mesa diameters for a given aperture size, thus decreasing mesa parasitic capacitance as well as the distance for heat to flow to the sidewall heat sink. This is expected to improve both the thermal and parasitic limits to the device performance which should lead to VCSELs with bandwidths greater than 21.5 GHz.
Finally, the rate at which f r increases with I above I th is quantified by the D-factor, which is associated with device properties (η i , V a , v g , dn/dg and χ ), and equals the slope of f r versus (I − I th ) 1/2 (dashed line in figure 3 ). The 10 μm active diameter devices displayed a D-factor of 6.9 GHz mA −1/2 . 
Equivalent circuit analysis and parameter extraction
As the secondary bandwidth limitation that keeps the current devices from reaching their estimated intrinsic response limit is due to the electrical parasitic circuit elements, it is appropriate in this paper to present an equivalent circuit model for the VCSEL structure shown in figure 1 . The model consists of the parasitic circuit elements associated with the physical features of the VCSEL structure that impede the modulated signal from reaching the VCSEL active area at high frequency and thus limiting its modulation bandwidth. The equivalent circuit allows us to investigate the relative influence of each parasitic parameter by itself on the device performance and aids in the design of impedance-matching circuits. Figure 5 shows a schematic cross-section of the fabricated oxideconfined VCSEL with a superimposed equivalent circuit. This model included the following parameters: C pad (f ) denotes the pad capacitance between the metal pad on the polyimide and the bottom p-mirror stack; R loss (f ) represents the polyimide dielectric losses; R shunt characterizes the resistance of the dielectric material at dc or low frequency due to the leakage current in the pad capacitor, which is usually on the order of multi-giga ohms and was assumed to be so large that it had a negligible effect on the model; a parallel combination of a capacitance C j and a resistance R d represents the active region; C jo and C m represent the mesa regions with single and multiple oxidized layers, respectively; and R n and R p correspond to the upper n-type and lower p-type mirror resistance along with the top and bottom contact resistance, respectively. The calculated reflection coefficient S 11cal (f ) of the circuit model driven from a VNA with an output impedance of Z VNA = 50 and the total impedance Z T (f ) are expressed as The mesa impedance Z m (f ) and pad impedance Z p (f ) are
where R m , C T , R loss (f ) and C pad (f ) represent mirror total series resistance (R n + R p ), combined mesa capacitance (C j + C jo + C m ), polyimide dielectric loss and pad capacitance, respectively. In previously reported VCSEL circuit models used for parasitic parameter extraction [14, 18, 32] , the frequency dependence of the material dielectric permittivity (ε r ) and R loss was ignored, and thus fixed values for C pad and R loss were used. Based on a study reported by the author and collaborators in [33] , the functional dependence of ε r and R loss on frequency, which was approximated by a Gaussian function with fitting parameters, is included in the model presented here:
where F cm −1 ), A p is the pad capacitor area, d is the polyimide thickness, ε LF is the polyimide dielectric constant at low frequency (3.9) , f is the operating frequency, ε ∞ is the polyimide dielectric constant at high frequency (2.7), R LF is the resistance associated with the dielectric loss at low frequency, and f o and f 1 are fitting parameters (103 GHz, 75 GHz).
The pad capacitance C p and combined mesa capacitance C T values were estimated from simple geometrical considerations illustrated in figure 5 . All the three different device sizes have similar pads with an area of ∼11,055 μm 2 and a polyimide planarization layer thickness of 5.5 μm with a relative permittivity of ε LF = 3.9 (provided by the vendor at 1 kHz) which resulted in a calculated pad capacitance of C p = 69.4 fF. In a similar way, the total mesa capacitance for 10 μm, 12 μm and 14 μm active diameter VCSELs was estimated at zero bias to be 192.9 fF, 231.5 fF and 276.3 fF, respectively.
The genetic algorithm (GA), which is an excellent search procedure for finding a best fit inspired by population genetics [34] , was utilized to extract the measured values of the equivalent circuit elements (C p , R LF, C T , R d and R m ) for different device sizes by fitting both the real and the imaginary parts of the calculated S 11cal (f ) using equation (5) to those of the measured S 11meas (f ) data at several bias currents. Computationally, the implementation of a typical GA is reported in [34] . Figure 6 shows measured and fitted S 11 data for 10 μm and 14 μm oxide aperture VCSELs at bias currents of 5 mA and 12 mA, respectively. Measured and fitted data at other bias currents and for the 12 μm devices were omitted for clarity. The convergence of the fitting values to reasonable values was enhanced by assigning a range of initial values for R m , R LF , C p , C T and R d based on either previously reported values for similar structure and size or estimations from simple geometrical considerations [14, 18, 31, 32] . Finally, all the circuit parameters were allowed to vary about these values to minimize the error. The resulting extracted values of C T and C p along with the calculated values of C j , C jo , C m , C T and C p at low bias and low frequency, which are listed table 1, are in good agreement. The difference between estimated and extracted values may be due to uncertainty in the oxide aperture diameter, error in the oxide dielectric constant and thickness, and neglecting the junction depletion capacitance and the narrow depletion region below the thin oxide aperture. The deduced values of R m at all bias currents were 42 , 35 and 30 for 10 μm, 12 μm and 14 μm oxide aperture VCSELs, respectively. An average value of 5 was extracted for R LF for all device sizes at all bias currents.
As mentioned earlier, C T represents the total capacitance of the active region C j and the mesa regions with single and multiple oxidized layers C jo and C m , respectively. The extracted values of C T for different device sizes at different bias currents are shown in figure 7(a) , where the total capacitance increases with size and drive current. The active region capacitance C j represents depletion and diffusion capacitances C dep and C dif , respectively. The depletion capacitance dominates C j only at small bias and is approximated by a parallel plate capacitor. Thus, the calculated values of C j listed in table 1 at low bias represent C dep where the diffusion capacitance was not included. At strong bias, the diffusion capacitance associated with charge storage dominates and increases with bias as demonstrated by the extracted values in figure 7 (a). In figure 7(b) , the extracted values of R d for different device sizes at different bias currents are shown. The active region resistance decreases as the bias current increases. The observed decrease in the VCSEL's active region resistance provides better impedance matching to an ordinary 50 source. Such a decrease in R d agrees well with the theory and is justified as follows. The active region resistance is a combination of a dc resistance (R dc ) and diffusion or ac resistance (R dif ). R dc is constant at bias currents above threshold, while R dif depends on bias current (∼26 mV/I bias ).
Finally, open-circuit time constant circuit analysis was used to calculate the electrical RC-limited bandwidth, f 3dB,RC = (2π(τ T + τ p ))
−1 , where τ T = C T [R d (R m + Z VNA )] which is the time constant associated with the C T and τ p = C p [R loss + ((R m + R d ) Z VNA )] which is the time constant associated with C p . For a 10 μm active diameter device biased at 5 mA, the extracted values of C T , C p , R loss , R m and R d were 292 fF, 68 fF, 3.5 , 42 and 50 , respectively, and resulted in a maximum parasitic bandwidth limit of f 3dB,RC = 13.5 GHz, which is lower than the extracted f 3dB,parasitic = 21.5 GHz obtained by fitting the three-pole transfer function to the measured S 21 as described and discussed in section 3.
Summary and conclusion
We have fabricated and characterized high-speed oxideconfined 850 nm VCSELs that demonstrate excellent performance. The modulation bandwidth of VCSELs with typical size pads is as high as 15.3 GHz at a low current density of 6.4 kA cm −2 , which is 36% less than the industrial current density benchmark for reliability (10 kA cm −2 ).
An investigation of the analog modulation characteristics of oxide-confined 850 nm VCSELs showed that thermal effects impose a major limitation followed by parasitic effects. Both effects combined prevent presented devices from reaching their estimated potential intrinsic bandwidth limit of 42.3 GHz. The implementation of genetic algorithm resulted in good agreement between calculated and extracted parasitic circuit element values. Future incorporation of techniques reported in [10, 31] to reduce the parasitic capacitance, in [11, 12] to suppress the higher order transverse modes, and in [19] [20] [21] 31] to reduce the thermal resistance, as well as the optimization of heterostructure designs for high gain and differential gain, directly modulated 40 Gb s −1 VCSELs should be realized.
